INTRODUCTION
AWARDS & ACHIEVEMENTS
CAREER
ACADEMIC CAREER
PROFESSIONAL CAREER
RESEARCH
INTERESTS
PUBLICATIONS
RESEARCH PROJECTS
INDUSTRY PROJECTS
RESEARCH SUPERVISED
TEACHING
PREVIOUS COURSES
THIS SEMESTER
WORDS OF WISDOM
IMAGES OF LIFE
EXPERIENCES OF LIFE
VIEWS ON LIFE
EE 202 Digital Systems - I

Course Objective:

This course aims to provide the electronic engineering students their first exposure to design digital circuits using conventional as well as modern design techniques. Having gone thru the basic logic gates, they will learn how to implement any digital electronic circuit using these basic gates. Building on their skills in these basic gates, they will learn how to design combinational as well as sequential logic circuits. They will also be exposed to logic circuit two-level optimization/simplification using K-Maps/QM reduction techniques. Moreover, side-by-side, they will learn how to design and simulate these logic circuits using CAD tools such as ModelSim while programming in Verilog HDL. Finally, use of ROM as well as other PLDs to design simple logic circuits will be discussed leading to their first exposure to FPGA technology.

Text Book:

  • Digital Design, 4 th Edition, by Morris Mano & Michael D. Ciletti , published by Pearson Education, Inc. Prentice Hall, 2007. [ISBN 0 – 13 -198924-3]

Reference Books: (Although not limited to but to name a few)

  • Logic and Computer Design Fundamentals, 2 nd Edition, by M. Mano and C. Kime, published by Prentice Hall, 2000. [ISBN 0-13-012468-0]
  • Digital Systems: Principles and Applications, 7 th Ed. by Tocci and Widmer, published by Prentice Hall, 1998. [ISBN 0-13-649492-7]
  • Digital Fundamentals, 7 th Ed. By T. L. Floyd, , published by Prentice Hall, Inc. 2000. [ISBN 0-13-085268-6]

Course Outline [doc]

Assignments [doc]

Quizzes

Lecture Notes

Course Projects

Help Notes

Verilog Notes

Hand Out

Result

 

Dr. N.D. Gohar visited Royal Institute of Technology (KTH), Sweden from 1st July - 3rd September 2008. This visit was carried out in relation with the project titled "Software Defined Radio (SDR) Development Using Network-on-Chip (NOC) Based Rapid Prototyping Platform (REXAPP)". The project is a joint venture of Group for Research in ASIC and FPGA (GRAF) at NUST School of Electrical Engineering and Computer Science (SEECS) and KTH, Sweden. The visit was carried out on invitation of Dr. Ahmed Hemani from KTH, Sweden. The main purpose for the visit was to chalk out the detailed specifications for the project and problem statements and course work requirements for the PhD students. The visit also paved way for further collaboration between the two universities and couple of other project proposals have been developed. Another positive outcome of the visit is the agreement between the two universities to start a joint MS program in System-on-Chip from next year. A proposal has also been developed for that for formal approval. Overall, the visit has been very productive and successful.

FACULTY
ANNOUNCEMENTS
DOWNLOADS
CONTACT